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ABSTRACT 
This thesis examines the MNOS memory transistor 
through three characterization measurements:  (1) erase/ 
write, (2) retention, and (3) endurance.  Characteri- 
zation measurements were taken by a real-time automated 
system using a desktop computer (HP-9836), a digitizing 
scope (Tektronix-7854) and a specially designed pulsing 
circuit driven with a 10-MHz on-board clock.  The 
system offers flexible (program capability), accurate 
(100 nanoseconds delay time resolution), automated real- 
time measurements while minimizing MNOS read disturb 
factors.  The data, theory, and procedure of each 
measurement is discussed within. 
INTRODUCTION 
Since their introduction in 1969, MNOS (metal- 
nitride-oxide-semiconductor) transistors have the po- 
tential for wide application in the electronics in- 
dustry.  One popular application of MNOS transistors is 
as memory elements (EEPROMS) that offer flexibility 
of random-access memory (RAM) and the nonvolatility of 
read-only memory (ROM).  This application permits the 
nonvolatile storage--retain data after power is removed 
--in critical systems. 
This thesis concentrates on three characterization 
measurements that will help us towards understanding 
and theoretically modeling the operation of the MNOS 
transistor.  Each characterization measurement begins 
with a discussion of the device physics involved 
followed by experimental documentation.  The last part 
of each chapter includes a discussion of the measurement 
techniques and their advantages. 
Each characterization measurement is completely 
automated by the use of an HP9836 desktop computer, 
a Tektronix 7854 digitizing oscilloscope, and peripheral 
instruments.  The schematic of the equipment in the 
Device Characterization Lab, Figure 0.1, and the soft- 
ware package developed, Figure 0.2, form the basis of 
this thesis. 
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SCHEMATIC OF LABORATORY SET-UP IN DEVICE CHARACTERIZATION LAB 
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FIGURE 0.2 HP9836  CONTROL PROGRAM STRUCTURE 
The first characterization measurement, erase/ 
write characterization, is a test for erasing, writing, 
and reading the desired threshold voltage within the 
MNOS transistor (see Figure 0.3a).  This is accom- 
plished by programming the computer to apply a pre- 
determined erase and write pulse to the gate of the 
MNOS device and immediately monitoring the resulting 
read pulse across the gate to source terminals. 
The write pulse amplitude curves are recorded with the 
write pulse width as a function of a change in the 
threshold voltage. 
Chapter 2 is concerned with endurance of MNOS 
memory transistors (Figure ,0.3b).  Here the erase and 
write pulse width and amplitude are predetermined in- 
puts, usually set to force saturation in both states, 
the high conduction state and the low conduction state 
of the MNOS device.  The computer monitojrs the change 
in threshold voltage of the memory transistor after 
each erase/write cycle applied. 
The third chapter deals with the retention of the 
MNOS device (Figure 0.3c).  From the computer's point 
of view, this measurement is executed in an identical 
fashion to the endurance measurement program, except 
a software provision allows only one erase/write cycle. 
The user instructs the computer to record the threshold 
voltage for the programmed time duration. 
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All three measurements are dynamic:  The threshold 
voltage decays with time.  As a result, computer con- 
trol is a must to record the results as an accurate 
function of time.  The first two measurements can be 
taken in one sitting.  The last measurement may take 
days.  However, complete automation requires user's 
presence only in the setup phase (the first ten 
minutes). 
FIGURE   0.2     MEASUREMENTS  POSSIBLE WITH LABORATORY  SETUP   IN  DEVICE  CHARACTERIZATION 
LAB.     a.)   P-CHANNEL MNOST ERASE/WRITE  CHARACTERISTICS,   b.)   MEMORY WINDOW VERSUS 
CYCLING(ENDURANCE)   OF P-CHANNEL DSP-MNOST,   AND  c.)   CHARGE RETENTION OF N-  AND P- 
CHANNEL MNOS MEMORY TRANSISTORS. 
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TABLE 0.1 
SYMBOL    UNITS       DEFINITION 
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CQ        F/cm        Total gate capacitance per 
unit area 
2 
C F/cm        Gate oxide capacitance per 
unit area 
2 
C F/cm        Gate nitride capacitance per 
unit area 
AV
THCSAT,I  V     .     Threshold voltage change at 
saturation 'TH(SAT) 
AVT„      V Threshold voltage change 
dnv cm Gate oxide  thickness 
d cm Gate nitride thickness n 
E.       V/cm        Switching field parameter 
a. 
E V/cm        Gate nitride electric field n 
E V/cm        Gate oxide electric field 
e F/cm        Permittivity of free space 
e F/cm        Oxide permittivity OX 
e F/cm        Nitride permittivity 
<f> V Surface potential 
s r 
<J> V Contact potential between gate 
and silicon 
I,        A Total source-drain current ds 
I j       A Total drain-source current 
sd 
2 
J A/cm        Gate nitride current density 
n . J 
2 
J A/cm        Gate oxide current density ox J 
2 
J  (E  )  A/cm        Gate oxide current density at 
ox
 
ox initial oxide electric field 
k V/cm-sec    Nitride constant 
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SYMBOL UNITS DEFINITION 
1 cm Channel length 
2 Q. A/cm -sec   Change density in insulator or 
1 at its interface with silicon 
T K Temperature 
t sec  & Time 
t sec Erase pulse width 
t sec Switching time constant of 
P positive gate voltage pulse 
t sec Switching time constant of 
P negative gate voltage pulse 
t , sec     ■■   Read delay time 
t sec Switching time constant 
t sec Read pulse width 
r 
t sec Write pulse width 
w ^ 
2 y cm /V-sec   Channel mobility 
V, V Drain voltage 
V, V Drain-source voltage 
V V Gate voltage 
VOT, V Erase pulse amplitude at gate 
VrR V Read pulse amplitude at gate 
Vprr V Write pulse amplitude at gate 
Vpp V High conductance threshold ttL
voltage 
V V Low conductance threshold 
LC
voltage 
V V Op-amp negative voltage supply 
OH 
V V Op-amp positive voltage supply 
Oci 
9 • 
SYMBOL UNITS DEFINITION 
V V Source voltage 
V V Threshold voltage 
w cm Channel width 
10 
CHAPTER 1 
ERASE/WRITE MEASUREMENTS 
11 
th 
THEORY OF ERASE/WRITE MEASUREMENTS 
The erase/write characteristics, in general, show 
e change in threshold voltage (V ) for a given erase/ 
write pulse width (t , t ) and erase/write pulse ampli- 
fcS     W 
tude (VGE, VGW).  After application of an erase/write 
pulse, such effects as an initial time delay, a region 
of constant slope, and a final saturation of the thresh- 
old voltage is observed (see Figure 1.1');  Parameters 
such as pulse reversal rate, pulse rise time, pulse 
length, pulse amplitude, absolute values of initial 
thresholds, reading between pulses, annealing at ele- 
vated temperature, presence of light, and temperature 
are some of the parameters responsible for the threshold 
shift observed in MNOSTs.  These parameters along with 
the two methods for normalizing procedures in measuring • 
erase/write characteristics will be discussed in this 
section. 
The operation of a P-MNOST is depicted in Figure 
1.2 preceded by a typical transfer characteristic 
curve in Figure 1.1.  As the gate voltage is increas- 
ingly made more positive with respect to the substrate, 
the MNOST will progress from flatband condition to 
accumulation.  The result is a net negative charge 
trapped in the nitride.  The process by which the 
threshold is made more positive is termed erasing. 
12 
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Writing may be defined as the inverse process.  Here 
an increasingly negative pulse applied to the gate will 
push the MNOST through depletion into inversion with 
the resulting threshold being more negative, thereby 
decreasing the conduction of the transistor. A net 
positive charge is now trapped in the nitride.  A 
similar operation results for n-channel MNOST (see 
Figure 1.3).  The dependence of the change in threshold 
(which is proportional to charge trapped in the nitride) 
as a function of erase/write pulse width and amplitude 
has been an active study by numerous.investigators in 
the fleld.2,4,6,7,9,10.12.13 
Direct-tunneling modes apply only to thin oxide 
(<50A) devices in which the oxide conduction current 
is much greater than the nitride conduction current. 
For the erase/write operations, White and Cricchi 
treated direct tunneling from a deep monoenergetic 
donor and acceptor trap at the oxide-nitride interface 
to the silicon conduction band (writing) and from the 
silicon valence band to the traps (erasing).  They 
assumed nitride current density and the nitride electric 
field were independent of time.  This is valid for^ 
thin oxide MNOST where d >> d „ since the oxide cur- 
n    ox 
rent is considerably larger than the nitride conduc- 
tion current.  This threshold voltage change (see 
16 
Appendix E)   for a MNOST  is 
AVt.  
d
°*  lln fi + l-^i:t w" 
ox% oxo      n 
More helpfully, AV. may be written as 
2.3 d 
AV,   = t
  (i+c   /c 
ox    n !?+.* - ftS?" N * 
(1.1) 
Ea     log 
r J    (E   )-J     t   1 I    ox    ox      n      p 
L   Jox<Eoxo>       f^l (1.2) 
A consideration due to Brunn is that t  and t ~ are 
s      s 
functions of d , and that E  ,E ~, and C are weak 
n a ' a       n 
functions of d .  Therefore, there is also some depen- 
dence of V on variations in the nitride thickness in 
the MNOST. 
The erase/write characteristics of MNOSTs may be 
divided into three regions as shown in Figure 1.1: 
1. An initial region for small values of t , 
t , where virtually no shift of V. is ob- 
w u 
served (see Eq. (E.15)).     v 
2. V is logarithmically dependent on t , t 
(Eq. E.19). 
3. V finally reaching saturation for large 
o 
values of t , t  (Eq. E.18). 
e  w 
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The transition between region 1 and region 2 depends on 
the initial value of V..  Compare the two different 
values (Vt£, V £) in Figure 1.1. 
The slope of the erase/write charging character- 
istic of region 2 may be written as (see Appendix E) 
6AV«_     e   E t  = ox a n   ~x 
6(In t)   —£ (1-3) 
g 
This constant is dependent on the MNOST structure and 
material properties only.  The final transition between 
region 2 and region 3 depends on the saturation value 
of V«_ which is proportional to V^^., V~T, t , t and u ixE»  ow  e  w 
properties of the gate insulator (Eq. (E.18)). 
d  E      rj  (E  )1 
A\T      -   ox a  ,   oxv oxoy    • , /N 
^fsat")  i"ln  T    (1>4) tQS3t;
  (1+C  /C )_1       n   J v
  ox n     *■       
Obviously, from Figure 1.1, the final threshold 
voltage of the MNOST depends upon the initial threshold 
voltage state.  For this reason it is important to 
introduce a technique for normalizing the threshold. 
The two methods for normalizing erase/write measure- 
ments are threshold saturation and threshold non- 
saturation. 
Method, one, threshold saturation, requires that 
the MNOST be pulsed into saturation of the opposite 
18 
state that characterization measurements are taken.  For 
example, in Figure 1.4 waveform pattern la presupposes 
the user has knowledge of the saturation values t f  Qt_N 
and
 
VGE(sat)'  0nce te(sat) and VGE(sat) are chosen» the 
user varies only t and V^TT.  In this way, the charac- 
teristic relationship between V and t for each polarity 
of VGW can be obtained.  The result is a write charac- 
teristic plot.  To generate an erase characteristic 
plot, the user proceeds in a like manner, but the wave- 
form pattern lb of Figure 1.4 is chosen.  The data is 
plotted as V"GW (if waveform la was used) or VrF (if wave- 
form lb) versus the logarithm of time.  This method 
displays the worst case results between pulsing and 
V change. 
The second method, threshold non-saturation, tends 
to portray a faster behavior: Measurements start with 
a reproducible intermediate threshold value rather than 
the saturated threshold value.  A major advantage here 
is no preliminary knowledge of te(sat)/tw(sat) or 
VPr/  .JVmT/  .v is needed.  For the write character- GE(sat)  GwQsat) 
istic plot, waveform 2a in Figure 1.5 is used.  t and 
.VpF are fixed while varying t for each polarity of 
V™,.  To generate the erase characteristic plot, wave- 
form 2b is used and t  and Vrw are fixed while varying 
t and Vp„.  Again, the data is plotted as V^/, x or u    gg.        n j-u,     L-IIC    u  i_a    xo    iuuLcu   o    v(Jty(2a) 
thE 
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FIGURE 1.4 ERASE/WRITE WAVEFORM PATTERN OF DEVICE #3 
FOR a.) WRITE AND b.) ERASE CHARACTERISTIC 
PLOT USING THRESHOLD SATURATION METHOD. 
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FIGURE 1.5 ERASE/WRITE WAVEFORM PATTERN OPTION FOR 
a.)WRITE AND b.) ERASE CHARACTERISTIC 
PLOT USING THRESHOLD NON-SATURATION METHOD, 
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FIGURE 1.6  TOTAL SWITCHING CIRCUIT CONFIGUATION 
AROUND DUT. 
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ERASE/WRITE MEASUREMENT PROCEDURE 
The erase/write measurement is performed in the 
characterization laboratory under the control of the 
HP9836 computer and loaded characterization program, 
and some peripheral instrumentation (see Figures 0.1 
and 1.6). The erase/write MNOST characterization pro- 
gram is documented as Appendix D. 
The start of the measurements requires that the 
DUT (device under test) be biased to the correct level, 
also the PGB (pulse generator board) be biased with the 
correct set of voltages as outlined in Appendix B. 
Once the user has pressed the MEASUREMENT and ERASE/ 
WRITE HP9836 soft keys, and set V^, t , V~T, t , t ,, J GE'  e  GW  w  rd ■ 
t on the PGB, the characterization program will in- 
struct the PGB to generate a waveform pattern as shown • 
in Figure 1.4. A very short time later (15 seconds), 
the user will EXTRACT and STORE, using a cursor, data 
points from a waveform displayed on the HP9836 CRT. 
This waveform, a function of time, will contain data 
points of value Ov, when the DUT was in the inhibit 
mode, or Vt when the DUT was being interrogated.  This 
procedure will be performed numerous times:  the only 
difference is possibly V„„ and t or V„TT and t must 
^        (jr.     e    bw     w 
be changed on the PGB to generate a complete erase/ 
write plot.  The measurement completes when the user 
22 
initiates the EXIT software key in the measurement sub- 
routine. 
Preliminary information on the DUT may be helpful, 
and, depending on which one of the two erase/write me- 
thods chosen from the preceding section, .may be a must. 
For example, erase/write method normalized by threshold 
voltage saturation requires advance knowledge on the 
HC and LC state thresholds and the Vnr?/V~.  and t /t ijti    LxW     e w 
values needed to achieve these threshold voltages. 
Also, t is to be less than t ,. 
r rd 
For the first set of erase/write measurements, a 
P-channel DSP MNOST (device #3) is chosen.  The fabri- 
cation of this device is dwelled upon in great detail 
in Appendix C.  The memory portion of the transistor 
has a nitride thickness of 500 A on top of the 25 A 
memory oxide.  The gate electrode is aluminum.  A micro- 
photograph of the MNOST along with a dimension scale is 
given in Plate C.l.  From the layout in Plate C.l, the 
MNOST has a total gate length of 18 ym and a width of 
76 ym.  The memory gate length is 5 ym. 
Erase/write measurements were performed on this 
MNOST using the threshold voltage saturation (and thresh- 
old relaxation—see retention, Chapter 2) method in the 
LC state.  Vrt,/  . N = -3.45v and t = 1 ms.  Data points GE(sat; e , 
were recorded at t = .1 ys, 1.8 ys, 10 ys, 100 ys, and 
23 
1 ms for seven values of VGW between -7.5v and -22.5v. 
The MNOST has a cycle history of 1000. 
The fits for the curves are especially good and 
agree well with the analytic switching properties of 
MNOSTS presented in Appendix E.  Using equation (E.17) 
or (2.1) with d = 500 &, d  » 20 8., e  =3.9, 
n ox ox 
e = 6.5, and for V = -22.5v with a slope of 4.2V/ 
n P 
decade (see Fig. 1.7), the switching field parameter, 
E , is calculated to be 9.7V/cm.  From the measurement 
a 
data plotted in Figure 1.6, three distinct regions are 
observed for a given V^:  (1) an initial time delay, 
(2) a region of constant slope, approximately 2.5V/de- 
cade , and (3) a saturation value at approximately -14v. 
Note the straight line voltage cutoff of -3.45v at the 
LC state because of the non-memory enhancement tran- 
sistor portion of the DUT.  The pulse train values for 
this MNOST are summarized in Figure 1.1. 
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DISCUSSION OF ERASE/WRITE CHARACTERISTICS 
The system setup is a compromise between automatic 
and manual control.  This is due to the nature of the 
erase-write measurement itself.  If VOT7 and t or VnT1 GE     e    CJW 
and t are built into the control program, this would 
detract from the user's flexibility in specifying these 
parameters.  Also, since all MNOSTs. do not have the 
same material properties.-and dimensions, V„E, VGW, t , 
and t may be different.  Also, as demonstrated, in some 
.  V 
devices such as the DSP MNOST only the writing charac- 
teristic is of interest since the erase characteristic 
is determined by the non-memory portion of the tran- 
sistor. 
Along with the initial setup and calibration 
described in Appendix B, the measurement data of Figure 
1.7 was taken in one afternoon.  The amount of data, if 
taken by conventional techniques, would probably have 
taken at least a week.  This time savings alone, not 
mentioning the accuracy of the computerized data reading, 
is an extreme" experimental advantage. 
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CHAPTER 2 
RETENTION MEASUREMENTS 
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THEORY OF RETENTION MEASUREMENTS 
Generally speaking, there are two main different 
types of tests for MNOSTs: A test for writing, reading, 
and erasing (erase/write characteristics — see Chapter 
1), and a test for nonvolatility (retention).  Non- 
volatility testing is more difficult because retentiv- 
ity of data stored in MNOSTs can be a fraction of a 
year to several hundred years.  In short, it cannot be 
measured directly.  As will be pointed out in this 
chapter, there are several methods for recording reten- 
tion of a MNOST, namely, (1) threshold relaxation, 
(2) constant drain current, (3) constant gate voltage, 
and (4) accelerated retention technique.  The accelera- 
ted retention technique is used in conjunction with any 
one of the three former techniques mentioned above.  A 
brief background on retention is first presented. 
When the MNOST is written into the low conduction 
(LC) state, the transistor will tend to relax with time 
toward an intermediate threshold value between the high 
conduction and low conduction states.  The time span 
that the MNOST can maintain a distinguishable separa- 
tion between the two states is called retention.  To 
interpret meaningfully retention data, one must record 
the initial threshold and its decay of either state 
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(typically specified in volts per decade of time (1.1)) 
as a function of time. Like the erase/write character- 
istics, a retention curve may be divided into three re- 
gions as shown in.Figure E.2. 
Region 1 shows virtually no decay of the threshold 
window (eq. (E.15)); region 2 exhibits a decay of the 
threshold window logarithmically proportional to time 
(E.19); region 3 has the most accelerated decay rate 
of the threshold window (E.18).  For thin oxide MNOSTs, 
region 1 is less than lys wide while region 3 starts 
at very large times, for all practicality, near in- 
finity.  The decay rate of region 2 depends on, for the 
most part, the material properties such as the oxide 
growth conditions and the silicon-nitride deposition 
conditions of the gate.  However, erase/write pulse 
amplitude and cycling also alters the material proper- 
ties of the gate.which degrades the ability of the MNOST 
to retain charge. A reduction of the memory window re- 
sults.  Chapter 3 (endurance) will discuss the above 
'influences of erase/write cycling on the MNOST. 
From (E.17), this decay rate may be written as 
8AV.    _ 2.3EoxEa 
3 (log t)      C~ (2-L) 
o 
where 
Ea = °
X
 °
X (2.2) 
ox 
" aTE T E =E 01 ox I  ox oxo 
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which is a function of the oxide current density expo- 
nentially dependent on the oxide field.  Because of the 
exponential dependence on the oxide field, the read 
voltage used to interrogate the MNOST may actually soft 
erase the device (read disturb).  Hence, retention of a 
MNOST is influenced by the method of reading out the 
information. 
The first measurement describes the change of 
threshold voltage with time under zero bias,.  Because 
a pulse method is employed to switch the gate from zero 
bias to the threshold bias only when reading the MNOST, 
this method will have the lowest read disturb, and, 
hence, the longest retention time.  The pulse train 
starting pattern is shown in Figure 2.1.  Note that the 
first gate pulse is to achieve a starting reference 
threshold. 
The constant current method is the second method. 
Here there is always a channel potential, usually 
(V -V ) = -2V, so that a small amount of current may 
flow through the channel.  The result is a constant in- 
terrogation.  Likewise, the pulse train of Figure 2.1 
is used for the constant current method, as well as the 
next method. 
The constant gate voltage method is also in a state 
of constant interrogation.  Since this constant gate 
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voltage acts as a read disturb condition, this method 
results in the shortest retention times. 
One must choose the method—threshold relaxation, 
constant current, of constant voltage--that -simulates 
best the future use of that MNOST.  However, some 
MNOSTs exhibit retention on the order of years.  This 
impracticality in lengthy monitoring makes the accele- 
rated method, when used with any of the above methods, 
a valid approximation.  The acceleration method has 
three approaches. 
(1) Approach one is based on the straight line 
extrapolation of retention measurements taken over hours 
or days.  This is reasonable since (1.1) decays loga- 
rithmically with time.  The uncertainty is in approxi- 
mating where region 3 begins. 
(2) The second approach records retention at ele- 
vated temperature.  The approximation assumes that the 
charge lost from the deep traps is due to thermal acti- 
vation. 
(3) The third approach accelerates threshold de- 
cay by increasing the read signal:  Method one is pulsed 
at a larger voltage; method two now has a larger chan- 
nel potential; and method three has a larger constant 
gate bias.  In essence, the read disturb has been made 
more severe. 
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RETENTION MEASUREMENT PROCEDURE 
For simplicity, the experimental setup used to 
perform the retention measurements (shown in Figure 0.1) 
is identical to the setup used for the erase/write 
measurements listed in Chapter 1.  The only difference 
is in the selection of the retention subroutine option 
in the HP9836 control program.  The retention MNOST 
characterization program is documented in Appendix D. 
Figure 2.2 shows a schematic representation of the 
electrical equivalence of the circuit configuration 
around the DUT under the erase, write, read, and inhibit 
modes when the retention subroutine softkey. is pressed. 
Once the DUT, PGB, Tektronix 7854 digitizing 
scope, HP9836 desktop computer, and the peripheral in- 
strumentation is in place as outlined step by step in 
Appendix B, retention measurements may be started. 
After the user has set V__,, t , V„TT, t , t ,, t  on the GE  e  Gw  w  rd  r 
PGB, the user will press the MEASUREMENT and RETENTION 
softkeys from the HP9836.  Finally, the user enters the 
time duration of ,the retention measurements. jThe HP9836 
desktop will automatically take control at this point 
and the user need not be present.  The HP9836 control 
program will instruct the PGB to generate the waveform 
in Figure 2.1.  While the DUT is interrogated with the 
PGB waveform, the Tektronix 7854 is instructed by the 
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HP9836 software program to gather and store the thresh- 
old voltage changes logarithmically in time.  When time 
permits, the Tektronix 7854 stored data is sent to the 
HP 9836.  Any time after the time duration of the re- 
tention measurements specified by the user, the user 
will EXTRACT and STORE, using a cursor, data points . 
from a waveform displayed on the HP9836 CRT.  The data 
may be PLOTted or STOREd for future analysis.  The mea- 
surements commensurate when the user presses the EXIT 
softkey. 
Retention measurements were performed on the iden- 
tical device as in Chapter 1 of this thesis, the p- 
channel DSP MNOST (Device #3).  The measured log(t) 
versus V plot is shown in Figure 2.3 The drain bias 
(-V^-) was set at -2.0 volts, with V =22V, t = 1ms, 
DD GE      e 
V... = -22V, t = 1ms, t , = .5ys, and t = 8ys.  The GW        w        rd r 
initial starting threshold voltage is -14V, which is the 
LC saturation threshold voltage of Device #3.  Only 
the LC threshold shows a decay since the HC threshold 
is controlled by the non-memory portion of the MNOST. 
The experiment indicates a threshold window decreasing 
0 
logarithmically with time at 1.38 dB/decade. 
The most important parameter describing the switch- 
ing speed for a negative pulse (VGW = -22V) is the 
switching time constant t ~, which from equation (E.9) 
is 
35 
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From Appendix E, the switching time constant is seen 
to be a function of the oxide field and oxide thickness. 
For thin oxide devices, t ~ is small and, hence, the 
transition point between regions 1 and 2 of the ideal- 
ized switching characteristics (Figure E.2) may occur 
sooner.  In fact, region 1 of the ideal waveform may be 
less than t , and unobservable.  This is the case with 
rd 
Device #3, Figure 2.3.  Also, region 3 has not been 
reached for Device #3. 
The retention measurements of Device #3 are per- 
formed under zero bias (method one, page 25).  Because 
of the limitation encountered in the speed of data trans- 
fer between the Tek7854 and the HP9836 (see next section 
--Retention Measurement Discussion), retention data is 
recorded only to 1ms.  The straight line extrapolated 
acceleration technique of the short term data is shown 
by a dashed line in Figure 2.3 to predict the long-term 
retention characteristics. Although the logarithmic thresh- 
old voltage dependence upon time is evident, .region 2 decays 
quicker than predicted (1.4V/decade).  There are two 
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C N 
basic causes for this poor memory window:  (1) There may 
be an increase in the Si-SiO interface-state density 
and/or an increase in the nitride conductivity caused 
by cycling in the early portion of the endurance cycle, 
or (2) there may be a logarithmic decrease some time 
immediately after 1ms that is then incorrectly modeled 
by the application of a straight line extrapolation. 
In application, the experimenter will decrease the un- 
certainty in threshold window estimating by the appli- 
cation of a longer retention time to the MNOST. 
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DISCUSSION OF RETENTION CHARACTERISTICS 
This software program package eliminates human 
error in recording data points as a function of time. 
For instance, if a single experimenter is taking data 
by hand, a read pulse would firjst be applied.  Then the 
experimenter would look at the readout of the DVM and 
mark the threshold value and then look at the clock and 
mark the time.  This data taking task is impossible 
by hand when recording values as a function of time in 
microseconds, milliseconds, and even seconds.  Also, 
considerable error may result in marking time in minutes 
In contrast, when using the CDCS, the PGB is trig- 
gered by some start instruction through the D/A con- 
verter from the HP9836.  The read pulse pace rate ap- 
plied to the DUT is set by the PGB to occur logarithm- 
ically in time (lys, lOys, lOOys, 1ms, etc.).  Capa- 
bilities of the Tektronix 7854 allow triggering by the 
read pulse.  Hence, the threshold values of the DUT 
are^recorded and at known time values (lys, lOys , lOOys, 
lms, etc.).  Note^fehat the user need not be present at 
all after the start instruction. 
In the above data collection, the Tektronix 7854 
is invaluable in the collection and processing of data. 
The Tektronix 7854 may not only act as a fast-in slow- 
out A/D converter, but also as a mathematical pre- 
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processor of acquired data.  As the data is continuously 
acquired and stored by the scope, averaging, voltage 
offset subtraction, extrapolation between data points, 
etc., may be performed in real time on the data.  Also, 
stored .data may be loaded from a disk into the HP9836 
and sent, by the user's instruction, to the Tektronix 
7854 for mathematical massaging.  The fitted data is 
then sent back to the HP9836 for disk storing^or plot- 
ting.  Extrapolation of the short term retention plot 
of Figure 2.3 is performed in this way. 
Although better than by hand recording, limita- 
tions in the CDCS retention mode exist.  First, the time 
value is only as accurate as the instrumentation.  The 
Tektronix 7854 is limited to a digitiiizing speed of 
0 
4ys for each data point in a non-repetitive waveform. 
This automatically establishes that the read pulse be 
greater than 4ys since the digitizing frequency is 
less than 250kHz for pulse interpolating.  Note one ad- 
vantage of pulse interpolating--it makes glitches more 
visible by connecting every data point and preventing a 
single dot far from the rest of the waveform from being 
overlooked.  Also, positive rise £ime errors produced by 
V 
the pulse interpolator display may be expressed as (see 
Figure 2.4) 
40 
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1/(digitizing freq)x(.8) = minimum positive rise time 
.1 
(2.5) 
and 
1/(digitizing freq)x(1.6) = maximum positive rise time 
(2.6) 
Using a maximum digitizing frequency of 250kHz yields 
a maximum positive rise time of 6.4ys.  Therefore, to 
ensure accurate reading of the amplitude, the read 
pulse should be greater than 6.Ays. 
Second, in the Tek78534 quickest non-repetitive 
waveform mode, one single-sweep acquired waveform of 
512 data words (resolution of 9 bits) takes approximately 
2 seconds to store in a Tek7854 memory location or 3 
seconds to transfer over the IEEE-488 bus to the HP9836 
and dump into a one-dimensional array.  One feasible 
way may include the use of direct memory access (DMA) 
available to the HP9836 with, a plug-in option board to 
the HP9836.  This buffer may be set up using TRANSFER. 
The most important difference between using a TRANSFER 
and the regular methods of communication (OUTPUT and 
ENTER) is that a transfer can take place concurrently 
with continued program operation. 
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CHAPTER 3 
ENDURANCE MEASUREMENTS 
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THEORY OF ENDURANCE MEASUREMENTS 
A major limitation of MNOSTs are their electrical 
fatigue or endurance.  Endurance is defined as the 
limit on the number of erase/write cycles that a MNOST 
may be exposed to before its electrical properties de- 
grade beyond the user's defined limit.  This section 
will briefly discuss the change in three electrical pro- 
perties observed as the endurance limit is approached: 
(1) the reduction in the memory window size, (2) the 
reduction in retention, and (3) the change in the center 
voltage, (V„ -VLf,)/2.  Often, the above three electrical 
properties will be used for the criteria in endurance 
measurements.  Finally, three endurance techniques will 
be presented and discussed in this section. 
Initially, the short term charge decay rate will 
be a function of the initial stored charge, Si-Si02 
interface state density, and the negative exponent of 
the effective tunneling distance.  From Appendix E, 
for t<<t 
s 
d  E      r      C    J  (E  )-J -i 
(3.1) 
As may be deduced, the electrical field in the Si02~ 
SioN, layer must be precisely controlled to prevent 
premature endurance limitation.  The electric field, 
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with cycling, plays the dominant role in increasing the 
interface state density, thereby increasing the back- 
y 
tunneling of charge stored near this Si02-Si~N, inter- 
face^ The result is a decrease in memory retention. 
Finally, long term charge decay rate is a func- 
tion, of the nitride current and its variation under 
prolonged cycling.  For t>>t the change in threshold 
is 
d  E 
AVt =-2*_a. 1T  ox^ oxo' ,0 ON 71   [   \    1 (3'2) (1+C  /C v
  ox' n 
The first technique is destructive to the MNOST 
and utilizes the retention criteria.  The object is to 
record retention using one of the three methods de- 
scribed in Chapter 2.  The MNOST is cycled a predeter- 
mined number of times, usually 10E4 times, and another 
retention measurement is taken.  This pattern is re- 
peated but with increased cycling by a factor of ten 
from the previous, i.e. 10E4, 10E5, 10E6, etc.  The 
retention plots should reveal a degradation of reten- 
tion with increased cycling. 
The soft erase threshold technique assumes that 
transistors having a thicker gate nitride will erase 
slower than thinner nitride transistors for a given 
pulse amplitude and width.. Each MNOST is given a nor- 
/ 
mal write followed by a reduced voltage, shortened 
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cycle erase.  The threshold is measured to determine 
the shift from the high conductance state to the low 
conduction state. MNOSTs that have a greater threshold 
voltage shift (smaller AV =(V  -V  )) have thinner 
u   trlL>  tLC 
nitrides and thus lower endurance.  As can be seen from 
(E.9) listed below 
v
 n g / 
1  (*ln JoxYl ts " Vd~c   ) j—(E—J 'VaTE—T/E   =E       (3-3) v
-  oxv oxo'  >°l ox I 'ox oxo 
the MNOSTs with the thicker nitrides will have larger 
switching time constants to obtain the same change in 
threshold as their counterparts. 
The number of soft erases technique uses the same 
principle as the soft erase threshold technique above 
with the noted exceptions.  A series of reduced voltage, 
cycle erase pulses instead of a single erase pulse are 
applied to the gate to measure nitride thickness varia- 
tion.  After each erase pulse a check is performed to 
determine if the MNOST has changed from the HC state to 
the LC state.  MNOSTs with the fewest soft erase pulses 
needed to switch state, erase quicker and indicate a 
thinner-nitride. 
In essence, the latter two techniques seem to 
track nitride thickness.  If nitride variation is tight- 
ly controlled, other process parameters become dominant 
in determining erase speed. 
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ENDURANCE MEASUREMENT PROCEDURE 
Once the control program is loaded into the HP9836, 
the user specifies the endurance measurement subroutine 
via the soft keys.  The endurance measurement subroutine 
(lines 510 to 850) is outlined in Appendix D.  The ex- 
perimental configuration is given in Figures 0.1 and 
3.1.  The data presented in.Figure 3.2 is recorded via 
the first technique (destructive, page 45) using zero 
bias retention.  Again for continuity and comparison, 
Device #3, DSP p-channel MNOST, is used. 
The step-by-step outline of Appendix B is used to 
interface the DUT, PGB, Tektronix 7854 digitizing scope, 
HP9836 desktop computer, and the peripheral instrumenta- 
tion.  For the data in Figure 3.2, the endurance cy- 
cling pulse train of Figure 3.3 is used with V,™ = +22V, 
t = 1ms, V, = -22V, t = 1ms, t , = .5ys, and t = 
e        GW        w     '  rd    K       r 
8ys.  The rise and fall times of the previous pulses 
are 200ns.  At the HP9836 terminal, the softkey "EN- 
DURANCE" is pressed.  The HP9836 terminal displays 
"NUMBER OF CYCLES" and "10" was entered.  At this point 
automation starts.  The cycling pulse train set above 
is applied to Device #3.  The first, second, fifth, and 
seventh output waveform (V^q) f°r each decade (1, 10, 
100, etc.) of cycling is captured by the Tektronix 7854" 
and sent to the HP9836 computer.  For 10E4 cycles, mea- 
surement collection required approximately one hour. 
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Next, the user returned to the HP9836 computer to 
press the "EXTRACTION" softkey.  Using the cursor dis- 
played on the screen, the user extracted the threshold 
voltage values from the output waveforms.  Upon com- 
pletion, the "PLOT" softkey was pressed.  The cycled 
number values of 1, 2, 5, 7, 10, 20, 50, 70, 100, etc., 
to 1000 were entered consecutively paired with the ex- 
traction threshold voltage values.  This satisfies the 
two-dimensioned array in the plot subroutine (threshold 
d"voltage value, number of cycles) = (x,y)).  The plot 
generated is shown in Figure 3.4. 
For a comparison with the data in Figure 2.3, the 
zero biased retention measurement was performed after 
10E4 cycles.  The softkeys "END," "MEASURE," and "RE- 
TENTION" were consecutively pressed.  20 is entered via 
the HP9836 terminal after "NUMBER OF POINTS" is dis- 
played on the screen.  The HP9836 control program 
will instruct the PGB to generate the retention wave- 
form in Figure 2.1.  See Chapter 2.2 for retention pro- 
cedure.  After 56 hours, the experimenter returned to 
press the "EXTRACT" and "PLOT" softkeys.  The threshold 
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voltage change versus the logarithm of time is plotted 
in Figure 3.4'. The "LOAD" and "PLOT" softkey combina- 
tion makes displaying more than one curve possible. 
The above procedure for Device #3 was repeated for 
10E5 cycles, followed by another zero bias retention 
measurement.  Plots of the number of cycles versus 
threshold voltage and logarithm of time versus threshold 
voltage are given in Figures 3.5 and 3.6, respectively. 
The endurance experiments indicate a narrowing of the 
threshold voltage window (V /decade) with increased 
cycling.  Also, reduction in retention as well as a 
change in the center voltage (VHC~VL(P/'^ is °kservec*- 
Other researchers have observed similar effects.  A 
possible explanation for the decrease in retentivity 
with cycling includes the increase in surface state 
and/or an increase in the nitride conductivity. 
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DISCUSSION OF ENDURANCE CHARACTERISTICS 
The data in Figures 3.2 and 3.4 through 3.6 follow 
the measurement,format of (1) cycling (endurance) the 
device Q10E4) and plotting the number of cycles versus 
threshold voltage, (2) performing a retention measure- 
ment  and plotting log(t) versus V ,   (4)  again 
cycling Device #3 (10E5) and plotting the number of 
cycles versus V , and (4) performing a retention mea- 
surement  and plotting  log(t) versus V. ..   Some 
Q 
other options include (1) continuation with the present 
pattern, i.e., cycling the device 10E6 and taking a zero 
bias retention measurement; (2) performing constant 
current or constant bias retention measurements between 
cycling measurements; or (3) performing acceleration 
retention measurements between cycling measurements. 
Automation provides flexibility, measurement accuracy, 
and time savings. 
(1)  Flexibility is demonstrated by the numerous 
options available to the experimenter.  Through the 
softkeys the experimenter may specify the number of 
cycles for cycling, whether or not retention measure- 
ments are to be performed between cycling and which re- 
tention measurement (zero bias, constant current, or 
constant voltage), and even how the data is to be pre- 
sented (paper plot or disk storage). 
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(2) The experimental results presented here were 
taken in approximately one week,  however, out of that 
week's time, the experimenter was present at only the 
start-up and end phase of measurement taking, approxi- 
mately 4 hours.  Thus a significant time savings was 
realized by the experimenter. 
(3) Also, computer automation makes possible re- 
cording the read pulse transient to 200ns resolution 
with a lmV accuracy in the threshold voltage reading. 
The errors result from the risetime of the read pulse 
and the off-set voltage of the measuring op-amp in the 
PGB. All in all, an automated endurance measurement 
scheme is very advantageous. 
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CONCLUSION 
Results 
From the experiments presented in this thesis, the 
CDCS proved advantages in two of the three MNOST charac- 
terization measurements.  A functional conclusion is 
summarized below for each of the three measurements. 
(1) In erase/write measurements, the experimenter 
will input through the HP9836 keyboard VGE> and V"GW (see 
Recommendations).  The only manual adjustment is setting 
t  and t , which requires trimming two variable re- 
e     w 
sistors and looking at the pulse width on an oscillo- 
scope crt.  This gives the greatest flexibility to the 
experimenter.  Also, accuracy of the Tek,7854 is su- 
perior to manually reading a DVM display.  Even measure- 
ment time savings is evident by comparing one afternoon 
to one week by conventional techniques for one complete 
erase/write characteristic.  All in all, the erase/write 
measurement option of the CDCS is superiory» every as- 
pect to the conventional manual approach. 
(2) Presently, for long retention recording, there 
is an undesirable two-second gap present starting after 
2 ms.  The advantage of the CDCS retention option is 
in the read-delay time (trd).  trd may be as short as 
100 nanoseconds.  For the CDCS retention option to be 
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completely superior over conventional techniques, the 
two-second Tek7854 waveform storage time must be re- 
duced.  One way is by the use of a DMA (see Recommenda- 
tions) . 
(3) The CDCS endurance option is advantageous be- 
low 10E5 cycles and disadvantageous above 10E5 cycles. 
There are several reasons for the above.  First, soft- 
ware flexibility allows the experimenter to specify 
where the Tek7854 should acquire waveforms (t ), but at 
the expense of additional measurement time.  The PGB 
must be turned on and off by HP9836 software controlled 
5V power supply for each cycle.  The HP9836 BASIC code 
requires a finite time as does the 5V power supply (ap- 
proximately 1 ms/cycle).  In addition, the experimenter 
may specify the added accuracy of the Tek7854 AVG com- 
mand (see Recommendations), but not without additional 
time storage for each averaged waveform.  For a VgE and 
Vprj equal to 1 ms without the AVG command, 10E5 erase/ 
write cycles takes ten hours.  Obviously, the experi- 
menter is not present. 
A 
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■j. 
Recommendations 
At the time of compilation of this work, the three 
measurement options are functioning as described within 
this work.  However, alterations for improvement are 
constantly in development.  Therefore, it is highly 
recommended that the. author be consulted for the latest 
updates/changes in the CDCS.  Among the changes being 
instituted are (1) the incorporation of six on-board 
voltage supplies (completed), (2) the presetting of the 
erase/write voltage amplitude (VGF, V^ through soft- 
ware) , (3) the use of DMA in retention data TRANSFER, 
and (4) software development for taking advantage of the 
Tek785A AVG and MEAN functions. 
(1) The six on-board voltage supplies in the PGB 
obviously eliminate all but four periphery power sup- 
plies :  (a) +7V for powering all of the digital por- 
tion of the PGB (see Figure A.3); (b) +5V PGB enable 
supply controlled by the HP9836, (c) a +25V and (d) a 
-25V supply for powering of the six on-board voltage 
supplies that generate variable V-^,, V™, VR, VDD> and 
a fixed +15V for the analog PGB circuitry.  These on- 
board power supplies will also decrease the setup time. 
(2) By having the experimenter enter VGE and V^ 
from the keyboard manual adjustment during the erase/ 
write measurement option will be eliminated. 
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(3) Replacing the. present retention Waveform 
storage in the Tek7854 memory locations by DMA storage 
in the HP9836, additional waveforms between two milli- 
seconds and two seconds will be possible.  Recall that 
the first retention waveform AQS command captures a 2 ms 
window (1 ys, 10 ys , 100 ys, and 1 ms tr's).  Then this 
first waveform must be saved (storage equals two seconds 
in the Tek7854).  Now the Tek7854 is ready for the se- 
cond retention waveform (tr), but after a two-second 
gap!  The DMA will decrease this two-second storage 
time to approximately 100 ms. 
(4) Increased resolution and extending accuracy 
can be done, for instance, with the Tek 7'854 AVG com- 
mand.  For example, the resolution of your measurement 
--meaning the smallest unit you can distinguish--may 
be as bad as 1 and 1/2 divisions and only as good as 
1/2 division, depending on what part of the signal you 
were measuring. After averaging, represented by the 
line inside the noisy signal (Figure 4.1) your resolu- 
tion would be closer to 1/5 or 1/10 of, a division.  Now 
with resolution increased, the accuracy of your 
Tek7854 has the same trigger each time the scope reads 
the signal.  The noise surrounding the signal, however, 
is not related to time (independent of the trigger) 
but is random with an arithmetic mean (AVG) of zero. 
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For n averages of a waveform, the S/N ratio is improved 
by a factor of /a.   For example, if accuracy is +107o 
because of noise, S/N equals 10:1.  Now an average of 
only four signals increases that to 20:1 (10 x /k)  or 
57o.  That is an increase by a factor of two!  Addi- 
tional advantages are the Tek7854's pre-triggering 
viewing, the expansion and repositioning of stored 
waveforms, and cursor measurements (rise and fall 
times, delay, pulse width, etc.). 
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FIGURE 4.1 WAVEFORM RESOLUTION ERROR. 
UNAVERAGED SIGNAL RANGES FROM 
1/2 DIVISIONS TO 1% DIVISIONS. 
AVERAGED SIGNAL SHOWS IMPROVEMENT 
TO 1/10 OR 1/5 OF A DIVISION. 
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-APPENDIX A 
PULSE GENERATOR BOARD (PGB) 
The function of the PGB is to (1) generate read, 
write and erase pulses, (2) provide a switching network 
to apply these read, write, and erase pulses in a pat- 
tern to a four-terminal MNOST, and (3) measure the 
threshold voltage of the MNOST. 
The read, write, and erase pulses are generated 
by the digital portion of the PGB displayed by Figure 
A.3.  When the experimentor starts measurements, the 
HP9836 instructs the D/A to send a +5V dc voltage from 
power supply 709 (HP-6505, right) to the PGB input jack 
labeled "enable." Counters, S-R latches, and the mono- 
stable multivibrators (oneshots)  are reset and en- 
abled.  The voltage controlled oscillator with a 10-MHz 
crystal (Ul) clocks the serially connected decade count- 
ers (U2-U14).  The output of the decade counters is 
manipulated by nand gates to trigger the oneshots at 
1 ys , 10 ys, 100 ys, and so on.  The oneshots generate 
the digital (0 or 5V) pulses representing the read, 
write, and erase pulses.  The S-R latches insure that 
the corresponding oneshots are turned off after the 
generation of their pulse. 
The analog switching network shown in Figure A.2 
uses the 0 or 5V digital read, write and erase pulses 
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generated by the oneshots to generate the correspond- 
ing analog read, write and erase pulse.  Note:, The 
analog DPDT switches used have a 40 volt peak-to-peak 
limit (or a maximum of +20V) .  However, a scheme using 
U62 and U29 as voltage supply switches for U31 allow 
the corresponding analog erase and write pulse (pins 
3 and 4 of U31) to switch up to +25V.  U63 (pin 13) 
provides the switching in of the analog read pulse to 
the B (bulk) and S (source) terminals of the DUT 
(MNOST). 
When pin 6 of U63 is 0 volts (indicating a read), 
the inverting input of opamp#l (U16, pin 2) is con- 
nected to the bulk (B) and source (S) of the MNOST 
(DUT).  The opamp output (pin6) is connected to the 
gate (G). 
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TABLE A.1 PULSE GENERATOR BOARD PARTS LIST 
PART NUMBER *     FUNCTION 
Ul (74S124) Voltage Controlled Oscil- 
lator with 10MHz Crystal 
U2-U14 (74LS162)4-Bit Decade Counters 
U15.U16 (TL081)  High Slew Rate 
Operational Amplifier 
U17-U20 Red DIP Switches (1st 
Read/Write, 2nd Read/ 
Erase, respectively) 
U21.U22 (74LS30) 8-input Positive 
U37.U38 Nand Gate 
U23,U26 (74LS00) Quadruple 2-input 
Positive Nand Gate 
U27 (74LS133)13-input Positive 
Nand Gate 
U28 (74LS10) Triple 3-input Posi- 
tive Nand Gate 
U29.U31 (DG303A) DPDT 40V Dual 
U62.U63    ...    „ Analog Switches 
U30.U32.U33        (74LS279)Quad S-R Latches 
U48.U49 
U34-U36 13-22K Ohm Common 
Lead Resistor DIP 
U40.U42.U44.U46 Dual 10K-50K Ohm Multi- 
U50.U52.U54.U56 turn Potentiometers 
U58,U60,OS#l.OS#2 
U41.U43.U45        (74LS221)Dual Monostable 
U51.U53.U55 Multivibrators 
U57.U59.U61 
U47   l (LM340)  +5V Voltage-Regulator 
with Heat Sink 
R1.R2.R3 IM, 10K, 10K Ohm 
Metal Film Resistors 
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APPENDIX B 
USER'S MANUAL FOR THE 
COMPUTERIZED DYNAMIC CHARACTERIZATION SYSTEM 
(CDCS) 
The MNOST characterization program (Appendix D) 
and^ulse generator board (PGB - Appendix A) were de- 
veloped to take measurements on four-terminal P- and 
N-channel MNOSTs.  The CDCS consists of the PGB, HP9836 
desktop computer, Tek7854 digitizing scope, an HP59501A 
D/A converter with OV to 5V power supply, and other 
power supplies for biasing the DUT and PGB.  Integrated, 
the CDCS has three different measurement options: 
erase/write (Chapter 1), retention (Chapter 2), and 
endurance (Chapter 3).  For a detailed description on 
the three different measurement options, see the chapv 
ters noted above.  A summary of the CDCS MNOST measure- 
ment options is given in Figure B.l.  Also, Plate B.l 
shows a typical retention waveform pattern of the CDCS 
summarized in Figure B.l. 
J3 
J OUTLINE PROCEDURE FOR THE CDCS 
I.  Refer to Figure 0.1 for system diagram.  The 
HP9836 computer is connected via the HPIB inter- 
face bus to the HP59501A D/A converter to control 
the HP6205B power supply (709). 
II.  Adjust HP59501A D/A full scale of 5V. 
A. Send from the HP9836 the command: 
"OUTPUT 709 USING "4Z";2000" 
B. Connect a DVM to the 709 power supply and 
adjust D/A to give 5V. 
III.  Adjust D/A zero. 
A. Send from the HP9836 the command: 
"OUTPUT 709 USING "4Z";- 2500" 
B. Connect and DVM to the 709 power supply 
and adjust D/A to give 0V. 
IV.  Connect PGB as shown in Figure    .  Connect ^ 
power supplies including D/A controlled power 
supply (709) to labeled power supply inputs. 
V.  Op-amp offsets: 
A. Place top DPST switch to side labeled 
"P-channel." 
B. Hold down red normally opened switch la- 
beled "0 A OFFSET." 
1.  Connect a DVM to jack on PGB labeled 
"VT" (output) and adjust trim po- 
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VI 
VII. 
VIII 
tentiometer on right side of PGB 
labeled "0 A OFFSET #1" to give OV. 
2. Place top DPST switch to side labeled 
"N-CHANNEL." 
3. Leaving DVM connected from step 1, ad- 
just trim pot on right side of PGB 
labeled 0 A OFFSET #2" to give OV. 
See Figure A.l for trim pot location. 
C.  Again, place top DPST switch to "N-CHANNEL" 
or  "P-CHANNEL" for your DUT. 
Power up Tektronix 7854. 
A. Connect X10 probe from channel one of Tek- 
tronix 7854 to PGB output jack "VT." ^\ 
B. Choose appropriate Tektronix 7854 settings: 
1. ' "VOLTS/DEV" of channel 1 usually at .5V 
2. Select "TIME BASE B": 
a. Set "TIME/DIV" knob to .2 msec. 
b. Set "TRIGGERING" to: 
i 
ii, 
"NORM" 
"COUPLING AC" 
Set t 
iii.  "EXTERNAL TRIG" (plug "EXTER- 
NAL TRIG" from PGB into scope. 
%  VGE' VGW VR on PGB (see Table 
B.2). 
Load "MAIN" program from disk "MNOS PROGRAMS" 
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IX.  Plate DUT into 4-terminal socket on PGB box. 
A. The terminals are labeled 
1. "G" = gate 
2. "D" = drain 
3. "S" = source 
4. "B" = bulk. 
B. Connect appropriate drain bias through the 
input jack "VD" on the PGB. 
X.  "RUN" program (refer to Figure D.l).  Example 
follows: 
A. "MEASURE" by pressing one of three softkeys: 
1. "ENDURANCE" and enter "NUMBER OF CYCLES" 
2. "RETENTION" and enter "NUMBER OF DATA 
POINTS" 
3. "ERASE/WRITE" and press "BEGIN" 
B. "EXTRACT" data from measurements just taken 
above.  Move knob to move cursor. 
C. "PLOT" latest set of EXTRACTED data. 
D. "LOAD/STORE" data. 
/ . ■ ■ 
1. "CATALOG" input into "LEFT" or "RIGHT" 
disk drive. 
2. "STORE" by inputting "FILENAME." 
3. "LOAD" by inputting "FILENAME," "WAVEFORM 
OR CURVE," "LEFT" or "RIGHT" hand drive. 
4. "EXIT." 
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OPTION SET      WAVEFORM PATTERN GENERATED MEASURED 
ERASE/WRITE VGS^W 
VGStE 
'rd^r 
A.) 
VTH(TIME) 
B.) 
~LT "LT kr 
RETENTION VGStM 
V     t GS^E 
A.) 
u— ■ 
VTH(# OF  CYCLES) 
u       or u    u 
Wr 
B   ) D . J u U          u    u               u 
ENDURANCE VGStVJ 
WE 
A.) "V ^-n   r^    "^ u  
^H^Gs'w,   VGSCE) 
Srd^r 
B.) 
IT 1 XT \s\     n_r nj  * 
FIGURE B.l SUMMARY OF MNOS CHARACTERIZATION MEASUREMENT OPTIONS WITH PULSE GENERATOR 
BOARD(PGB). 
(a.) 
PLATE B.l  PHOTOGRAGPH OF (a.)A TYPICAL PULSE TRAIN 
PATTERN GENERATED BY PGB FOR RETENTION 
MEASUREMENT AND (b.)VGg OF A MNOST INTER- 
ROGATED BY CONSTANT CURRENT RETENTION METHOD 
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PLATE B.2  PHOTOGRAPH OF LABORATORY SET-UP IN DEVICE 
CHARACTERIZATION LAB. 
APPENDIX C 
DUT AND MNOST MICROELECTRONIC FABRICATION PROCESS 
The dimensions of the p-channel DSP and n-channel 
MNOST measured in this work are shown in Figure C.l. 
The DSP poly-gate process is listed in Table C.l 
with a cross-section of the process shown in Figure C.5 
Also a photomicrograph of the poly and metal-gate 
DSP MNOST appears in Plates C.l through C.3. 
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TABLE C.l MNOS MEMORY TRANSISTOR PROCESS 
LEVEL . STEPS 
0 Incoming Inspection and Oxidation 
1. Clean and HF etch of 4-8 Ohm-cm 
N-type,  100 wafer. 
2. 6KA oxide (wet, 1100 C, 45 min) 
(dry, 1100 C, 5 min) 
3. Anneal (N, 700 C, 16 hrs) 
1 N+ Substrate Contact (P  < 30 Ohm/Sq) 
1. Photoengraving 1 (etch oxide) 
2. Clean 
3. Deposition (Phos, 950 C, 5-14-1) 
4. Strip glass 
5. 6KA oxide (wet, 1100 C, 45 min) 
(dry, 1100 C, 5 min) 
6. Drive in (wet, 1000 C, 50 min) 
(dry, 1000 C, 5 min) 
2 P+ Source and Drain (P = 150 Ohm/Sq) 
1. Photoengraving 2 (etch oxide) 
2. Clean 
3. Deposition (B, 980 C, 3-18-2) 
4. Drive in (wet, 1000 C, 30 min) 
(dry, 1000 C, 60 min) 
5. 1KA non-memory fate oxide 
(HC1, 1000 C,0-90 min, N -30 min) 
3 Memory Window 
1. Photoengraving 3 (etch oxide) 
2. Clean (pre-nitride) 
3. 25A memory gate oxide (HC1, 750 C) 
4. Deposition (Si-N,,500A) 
5. Deposition (PoIyT 3.5KA, 850 C, 
5-60-1, P = 1000+10% Ohm/Sq) 
6. 2KA silox s 
4 Polysilicon Definition 
1. Photoengraving 4 (etch Silox, Poly) 
2. Clean (strip remaining Silox) 
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Level, Steps 
5      Nitride Etch 
1. Photoengraving   (plasma etch nitride) 
2. Clean 
3. 1KA oxide (wet, 1000 C, 15 min) 
Metal-Poly Contact Windows 
1. Photoengraving (etch oxide) 
2. 10KA Aluminum (electron bombardment) 
Metal Mask 
1. Photoengraving 7 (etch aluminum) 
2. 13KA Silox (passivation oxide) 
3. 10KA Aluminum (electron bombardment) 
A. Sinter (450 C, 25 min) 
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SOURCE  CONTACT WINDOW 
ALUMINUM 
SUBSTRATE  CONTACT WINDOW 
FIGUFE C.l      DEVICE LAYOUT:  P-CHANNEL DSP MNOST. 
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GATE 
_ NON-MEMORY 
—r 
/ 
oo SOURCE 
\ 
\ 
\ 
\ 
-♦ DRAIN 
MEMORY 
SUBSTRATE 
FIGURE C.2  EQUIVALENT CIRCUIT OF THE DRAIN-SOURCE PROTECTED 
(DSP) MNOST. 
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r\ 
\ 
V 
SOURCE     n" + 
A f 
I 
\ Al  GATE / 
Si3N4 ( 500A) I 
Si02 (20A) 
p -TYPE  SEMICONDUCTOR 
/ 
+ 
n DRAIN 
FIGURE C.3 
CROSS SECTION OF N-CHANNEL MNOS MEMORY TRANSISTOR 
00 
^ 
SOURCE     p + 
Al  GATE   / 
Si3N4   (   500A) 
Si02   (20A) 
/ 
/ 
+ p    DRAIN 
n-TYPE  SEMICONDUCTOR 
FIGURE C.4 
CROSS SECTION OF P-CHANNEL MNOS MEMORY TRANSISTOR 
•^ 
> 
OXIM: 
l?'1   FDUSKATi:   CClKTACT 
^ 
N  SW.STRATE 
r   SOURCE - WIAIN mm'sioN 
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\ / V           J \J 
NITRIDE 
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V 
 )          v„ *                       \J 
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NITRIDE 
SS 
V Z7" XT 
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T "V. 17" 
MEMORY 
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MICROELECTRONIC  FABRICATION  PROCESS  FOR MNOST 
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PLATE C.l  MICROPHOTOGRAPH OF METAL GATE(AL) 
P-CHANNEL DSP MNOST WITH SCALE. 
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/ 
:yaaa±eea&i 
PLATE C. 2  MICROPHOTOGRAPH OF P-CHANNEL DSP(POLY) 
MNOST WITH SCALE.' 
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H    I*- 
1000 microns 
PLATE C.3  MICROPHOTOGRAGH OF METAL GATE(AL) 
N-CHANNEL MNOST WITH SCALE. 
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APPENDIX D 
MNOS MEMORY,TRANSISTOR CHARACTERIZATION 
PROGRAM LISTING 
This program is written to gather retention, en- 
durance, and erase/write data from the MNOS Pulse 
Generator Board.  The program is written in a structured 
manner so that the program functions are available to 
the user with use of the software keys.  The functions 
available are EXTRACT, EXIT, PLOT, LOAD and STORE. 
See Figure D.l for program structure setup. 
The program uses a D/A, the Pulse Generator Board, 
and the Tektronix 7854 Digitizing Oscilloscope.  The 
program controls the D/A to create an enable and a clear 
signal to the Pulse Generator Board as well as in- 
structing the Tektronix 7854 Digitizing Oscilloscope 
to gather V  across the MNOS memory transistor. 
Usually, a user, after calibration (see Appendix 
B), would run the MEASUREMENT subroutine and data will 
be collected.  When data gathering is complete it may 
be graphed (PLOT) or STORED.  Old data files can be 
retrieved with the LOAD key.  For the convenience of the 
user a software key, CATALOG, is incorporated to assist 
in recalling the store data file names. 
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PROGRAM STRUCTURE 
CURVE?IT 
to 
EXTRACT 
ERASE/WRITE 
MAIN 
MEASURE 
RETENTION 
EXIT 
ENDURANCE 
PLOT LOAD/STORE 
FIGURE D.l HP9836 CONTROLL PROGRAM STRUCTURE 
TABLE 0.1  VARIABLE DIRECTORY OF 'COMMON BLOCK 
MNOS-DATA 
VARIABLE DESCRIPTION 
PREAMBLE$ 
HEADER$ 
WAVEFORM 
(20,512) 
(STRING) 200 characters containing 
points/waveform, volts/division, 
time/division, offset voltage, etc., 
from the Tektronix 7854 Digitizing 
Oscilloscope. 
(STRING) Six characters that are a 
carriage return and line feed received 
from the Tektronix 7854 Digitizing 
Oscilloscope. 
(REAL) Measured data containing the 
actual vertical ordinate value (in 
divisions) of each point of the wave- 
form relative to the CRT graticle 
of the Tektronix 7854 Digitizing 
Oscilloscope. 
POINTS 
VGS (20) 
T (20) 
NPTS 
(REAL)  The user "EXTRACTED" Vcq values 
from the array WAVEFORM (20,5127 are 
stored here until the softkeys "PLOT" 
or "STORED" are pressed. 
(REAL)  Same function as VGg (20) above 
(INTEGER)  Variable set for the number 
of points contained in one waveform 
transfer from the Tektronix 7854 
Digitizing Oscilloscope, i.e. 128, 
256, 512, 1024. 
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TABLE D.2  SUMMARY OF PROGRAM LISTING 
LINES 
FROM   TO 
10     300 
330 500 
510 850 
860   1280 
1290 1420 
1450 3510 
3540   4400 
4430   5100 
EXPLANATION 
(MAIN) PROGRAM.  Defines software keys 
and waits in idle loop until user 
specifies next subroutine to be 
executed. 
(MEASURE) SUBROUTINE.  Set up soft- 
keys and wait for user to specify 
from one of three measurements: 
(RETENTION), (ENDURANCE), (ERASE/WRITE) 
(ENDURANCE) SUBROUTINE.  User must 
specify "number of cycles" the 
device is to be cycled, V GS is 
stored in WAVEFORM (20,512) every 
1, 2, 5, and 7 measurements of a cycle 
(RETENTION) SUBROUTINE.  User must 
specify "number of cycles" the 
device is to be monitored in time. 
VGS is stored in WAVEFORM (20,512) 
logarithmically each decade. 
GS (ERASE/WRITE) SUBROUTINE.  Records V before and after V and V . 
w     e 
(PLOT) SUBPROGRAM.  General plotting 
subprogram. 
(EXTRACT) SUBPROGRAM.  Lets user ex- 
tract points from waveforms (WAVEFORM 
(20,512)) acquired by Tektronix 
7854 Digitizing Oscilloscope by 
moving cursor knob on HP9836 
keyboard. 
(LOAD/STORE) SUBPROGRAM.  Creates 
file, stores data, and closes file 
or opens file, loads previously 
taken data, and closes file. 
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10 
20 
30 
40 
50 
60 
70 
80 
90 
i no 
no 
120 
130 
140 
ISO 
1 GO 
170 
U:0 
190 
200 
210 
220 
230 
240 
250 
260 
270 
260 
290 
300 
310 
320 
330 
340 
350 
360 
370 
360 
390 
400 
410 
420 
430 
440 
450 
460 
470 
46'0 
490 
500 
SIO 
520 
530 
540 
550 
560 
570 
560 
590 
600 
610 
MNOS RETENTION, ENDURANCE. AND CRASE/NRITE CHARACTERISTICS MEASUREMENT 
DECLARATIONS 
OPTION BASE 1 
COM /Mnos data/ Preamblf-SI 200) ,Header*l6 J 
COM /Mnos_data/ Waveform(20,512) 
COM /Mnos data/ DevlcetypeM ) 
COM /Mnos_data/ ComraentsS[30) 
COM /Points/ Vgs<20),T(20),Npts 
DEFINE KEY FUNCTIONS 
ON KEY 0 LABEL "MEASURE" CALL Measure 
ON KEY 2 LABEL "PLOT" CALL Mnos_plot 
ON KEY 7 LABEL "LOAD/STORE" CALL Load_store 
ON KEY 5 LABEL "EXTRACT" CALL Extract 
ON KEY 9 LABEL ?EXIT" GOTO Ending 
SET MACHINE IN IDLE LOOP WHILE WAITING FOR KEY INTERRUPTS 
LOOP 
DISP "PRESS KEY- 
END LOOP ' 
j 
j    EXIT PROGRAM 
Endlna:  ! 
END 
j 
t 
SUB Measure 
OPTION BASE 1 
INTEGER Stat 
COM /Mnos_data/ PreambleSf200).HeaderSt6 ) 
COM /Mnos_data/ Waveform.(20. 51 2) 
COM /Mnos_data/ Devicetype(1) 
COM /Mnos_data/ CommentsS[30] 
COM /Pulse/ PuJse_width,Amplitude 
OFF KEY 
ENDURANCE",15 GOTO Endurance 
RETENTION",15 GOTO Retention 
ON KEY 2 LABEL "ERASE/WRITE".15 GOTO Erase_write 
ON KEY 9 LABEL "EXIT",15 GOTO Go_back 
WHILE 1-1 
DISP "PRESS KEY- 
END WHILE 
Go_badc:  IRETURN TO MAIN PROGRAM 
SUBEXIT 
Endurance:  ! OBTAIN DATA FOR ENDURANCE CHARACTERISTICS 
DISP "NUMBER OF CYCLES'?"; 
INPUT Cycles 
PRINT Cycles;" CYCLES" 
ALLOCATE Temp<5l2> 
INTEGER I,J,Flag 
1-0 
ON INTR 7 GOSUB Interrupt 
ENABLE INTR 7:8 
Ll-0 
L2-DR0UND-(LGT(2),12) 
! ACQUIRE DATA WITH 'SCOPE 
ON KEY 0 LABEL 
ON KEY 1 LABEL 
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^ 
6?0 LS-PR0UND<LGTfS).12) 
630 L?-fiR0UNDlLGT(7).12> 
640 FOR Counter-1 TO Cycles 
650     OUTPUT 709 USING "4Z":2000 
660     Flao-0 
670     Rour.d-DROUN[)(LGT( Counter)-INI (LGT (Counter)). 12) 
680     IF Round-Li OR Round-L2 OR Round-1.5 OR Round-L7 THEN Flao-1 
690     IF Flao-1 THEN OUTPUT 711;"flQS" 
693     WAIT .2 
700     OUTPUT 709 USING "4Z":2S00 
710     WAIT .5 
720     OUTPUT 709 USING "4Z":2000 
730     IF Flao-1 THEN 
740 OUTPUT 711;"SENDX" 
750 WAIT .5 
760 ENTER 711;PreambleS,Headers,Tempi*) 
770 I-I + 1 
780 Stat-SPOLL(711) 
790 FOR J-1 TO 512 
800 ' WaveformCl,J)-Temp(J) 
310 NEXT J 
820     END IF 
830 NEXT Counter 
840 DEALLOCATE Tempi*) 
850 SUBEXIT. 
860 Retention:  ! TAKE DATA FOR RETENTION CHARACTERISTICS 
870 DISP "NUMBER OF CYCLES?": 
880 INPUT Cycles 
890 ALLOCATE Temp(512) 
900 ON INTR 7 GOSUB Interrupt 
910 ENABLE INTR 7:8 
920  1-0 
930 OUTPUT 711;"AQS 1 >WFM AOS 2   >WFM AOS 3'^WFM AOS" 
940 WAIT .5 
950 OUTPUT 709 USING "4Z":2500 
960  !  1000 SEC. ALLOTTED FOR TRANSFER OF FIRST 6 WAVEFORMS. 
970 OUTPUT 711;"1 WFM SENDX" 
980 GOSUB Accept 
990 OUTPUT 711;"2 WFM SENDX" 
1000 GOSUB Accept 
1010 OUTPUT 711;"3 WFM SENDX" 
1020 GOSUB Accept 
1030 OUTPUT ,711:"0 WFM SENDX" 
1040 GOSUB Accept 
1050 J-7 
1060 WHILE J<-Cycles 
1070    OUTPUT 711;"AOS SENDX" 
1080    ENTER 711;PreambleS.Headers.Tempi"I 
1090    Stat-SP0LL(711 ) 
1100    1-1+1 
1110    FOR K-1 TO 512 
1120 Waveform(I.K)i-TemplK) 
1130    NEXT K 
1140    J-J+1 
1150    PRINT 1+4 
1160 END WHILE 
1170 OUTPUT 709 USING "4Z";2000 
1180 DEALLOCATE Tempi*) 
1190 SUBEXIT 
1200 Accept: ! GET DATA AND TRANSFER INTO Waveform!*) 
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^O ENTER 7l1:Pre^nbleS .Headers.Tempt*) 
1220 Stat-SP0LK711) 
12?0 I-I + 1 
1240 PRINT 1 + 4 
12S0 FOR J-1 TO 512 
1260    Waveform(I.J)-Teinp( J) 
1270 NEXT J 
J280 RETURN 
1290 Erase_write: ! TAKE DATA FOR ERASE/WRITE CHARACTERISTICS 
1300 DISP 'PULSE WIDTH?"; 
1310 INPUT Pulse width 
1320 DISP "PULSE AMPLITUDE?"; 
1330 INPUT Amplitude 
1340 DISP "SET THE PULSE WIDTH AND AMPLITUDE; PRESS KEY 0 TO BEGIN MEASUREMENTS. 
13S0 BEEP 
1360 GOTO 1360 
1370 SUBEXIT 
1380 Interrupt:  !  HANDLE INTERRUPTS 
1390 Stat-SP0LL(711) 
1400 ENABLE INTR 7;8 
1410 RETURN 
1420 SUBEND 
1430 ! 
1440 ! 
1450 SUB Mnos_plot 
14B0 OPTION BASE 1 
1470 COM /Points/ Vast * 1.T(*),Npts 
1480 IF Npts-0 THEN SUBEXIT 
1490 ALLOCATE X(Npts).Y(Npts) 
1500 FOR 1-1 TO Npts 
1510     X(I)-T(I) 
1520.     YU)-Vas(I) 
1530 NEXT I 
1540 ALLOCATE Hori1(Npts),Vert 1(Npts) 
1550 DIM XlabS[20],YlabS[20],Tit£(20].Dev£[20] 
1560 INTEGER Axes_f!aa 
1570 Axes_t'laa-1 
1580   INPUT   "X AXIS LABEL?",XlabS 
1590   INPUT   'Y AXIS LABEL?",YlabS 
1600   INPUT   "GRAPH  TITLE-?".Tits 
1610   INPUT   "DEVICE NAME?",Dev£ 
1620   INPUT   "X AXIS  SCALE   (LIN/LOG)?".XS 
1630   IF  XSO'LIN"  AND XSO'LOG"   THEN   1620 
1640   INPUT   "Y  AXIS  SCALE   (LIN/LOG)?",YS 
1650   IF   YSO'LIRT^ND   Y$O"L0G"   THEN   1640 
1660   Line$-"LINE" 
1670   X1-XM ) 
1630   X2-X(NPts) 
1690   Yl-Yd ) 
1700   Y2-Y< 1 ) """ . 
1710  FOR   1-1   TO Npts 
1720 IF  Y(D>Y2  THEN   Y2-Y(I) 
1730 IF   YIIXY1   THEN   Y1-YU) 
1740  NEXT  I 
1750 GRAPHICS ON 
1760 DEG 
1770 Epsllon-1.E-13 
17S0 Typer:! _[  
1790 IF XS-"LIN" THEN 
1800     IF X2<>0 THEN Mr,- I 0 ' INT (LGT (ABS( X2) ) ) 
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1310 IF X2-0  THEN Mn,-0 
!£20 IF  XloO  THEN Pp- 10 ' INTiLGT lAHS.< XI >)) 
1830 IF  X1-0  THEN Pp-0 
1840    . IF  Pp/Mm  THEN  Mm-Pp 
1850 IF Hn-0  THEN Mm-1 
18G0 Xnun-INT<X1/Mn>)«Mm 
1870 Pp-INT<X2/Mtn)#Mflt 
1880 Xn>ax-Pp*(ABS(X2/Pp-1)>Epsilon>*Mro 
1890 IF  Xmax-Xmin  THEN X»ax-Xmin+1 
1900 FOR J-1  TO Npts 
1910 Horiz(J)-XU) 
1920 NEXT J 
1930 END IF                                                  *■ 
1940  IF XS-'LOG"   THEN 
1950 IF  X1>0  THEN Xmin-INT(LGT(X1)) 
1960 IF XK-0  THEN Xmin-INT(LGT(ABS<X2>/10)> 
1970 IF X2>0  THEN Mm-LGT(X2> 
1980 ^ IF X2<-0   THEN Mm-LGT(ABS(X2)) 
1990 Xff.ax-INT(Mm)+(flBS(Mm/INT(Mm)-1)>Epsilon) 
2000 FOR J-1   TO Npts 
2010 IF XU)>0  THEN Honz( J)-LGT(X( J)) 
2020 IF XUX-0 AND J>1   THEN  Horn (J)-Hori z < J-1 ) 
2030 IF XUK-0 AND J-1   THEN Hori z (J)-Xmax 
2040 NEXT  J 
2050 END  IF 
2060  IF  YS-'LIN"   THEN 
2070 IF  Y2<>0  THEN  Mm-10-INT(LGT(ABS<Y2) ) ) 
2080 IF  Y2-0  THEN Mm-0             «■ 
2090 IF  Y1O0  THEN Pp- 10*INULGT< ABS( Y1 ) )) 
2100 IF  Y1-0  THEN Pp-0 
2110 IF Pp>Mm THEN Mm-Pp 
2120 IF Mm-0 THEN Mm-1 
2130 Ynun-INT(Y1/Mm)«Mm 
2140 Pp-INT(Y2/Nn)*-Mm 
2150 IF Y2-0 THEN 
2160 Ymax-0 
2170 ELSE 
2180 Ymax-Pp+(ABS(Y2/Pp)-1>Epsilon)*Mm 
2190 END IF 
2200 IF Yn,ax-Ymin THEN Yr-ax-Ymjn+1 
2210 FOR J-1 TO Npts 
2220 Verti(J)-YU) 
2230 NEXT J 
2240 END IF 
2250 IF YS-'LOG" THEN 
2260 IF Y1>0 THEN Ymin-INT(LGTfY1> ) 
2270 IF YK-0 THEN Ymin-INT(LGT(ABS( Y2 ) /10M 
2280 IF Y2>0 THEN Mm-LGTfY2) 
2290 IF Y2<-0 THEN Mm-LGT(ABS(Y2 ) ) 
2300 Ymax-INT(Mm) + (ABS(HDi/INT(Mm)-1 )>Epsilor.) 
2310 FOR J-1 TO Npts 
2320 IF Y(J)>0 THEN Verti (J)-IGT< YU)) 
2330 IF Y(J)<-0 AND JM THEN Verti(J)-Verti(J-1) 
2340 IF YUK-0 AND J-1 THEN Ver 11 < J) - Ymax 
2350 NEXT J 
2360 END IF 
2370 IF Axes_flaa-0 THEN GOTO Plotpts 
2380 GCLEAR 
2390 Plotuindou:!. 
\ 400 D>:-(Xtnax-Xmin)/y 
2410 Dy-(Ymax-Ynun)/5 
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:<o Lei t-).r.jn-D>: 
24 30 Ricjht-Xniax + Dx/3 
2440 Top-Ymax+Py/3 
2450 Bot torn-Yniin-Dy 
2460 WINDOW Left,Right,Bottom,Top 
2470 CLIP Xnun.Xmax, Ymin, Ymax 
2480 Drauaxes:! 
2490 Xtic-10'INT(LGT<ABS<Xn.ax-Xmin)))/10 
2500 Yt4c-10-INT(L6T(ABS(Ymax-Ymln)))/10 
2510 LINE TYPE 1 ! DRAW AXES 
2520 AXES Xtlc,Ytic,Xmin,Ymin,10,10,5 
2530 LINE TYPE 4 ! DRAW GRID 
2540 IF XS-'LIN* THEN 
2550 Mm-Xtic«10 
2560 FOR J-Xmin*Mm TO Xmax+Mm STEP Mm 
2570 PENUP 
2530 MOVE J.Ymln 
2590 DRAW J.Ymax 
2G00 NEXT J 
2610 END IF 
2620 IF XS--L0G" THEN 
2630 FOR I-Xciin TO Xmax 
2640 FOR J-1 TO 9 
2650 Over-LGTUHI 
2660 MOVE Over, Ymin 
2670 ,. DRAW "Over, Ymax u         ' 
2680 NEXT J 
2690 NEXT I 
2700 END IF 
2710 IF YS--LIN" THEN 
2720 Mm-Ytic»10 
2730 FOR J-Ynun+Mm TO Ymax+Mm STEP Mm " 
2740 PENUP 
2750 MOVE Xmin.J 
2760 DRAW Xmax.J 
2770 NEXT J 
27S-0 END IF 
2790 IF YS-"L0G" THEN 
2S00 FOR I-Ymin TO Ymax 
2310 FOR J-1 TO 9 
2320 Up-LGT(J)+I 
2630 MOVE Xrain,Up 
2840 DRAW Xmax,Up 
2850 NEXT J 
2860 NEXT I 
2870 END IF 
2SS0 Sea leases: !           \" 
2&90 CLIP OFF            ) 
2900 CSIZE 3          «-~J 
2910 LINE TYPE 1 
2*^20 Mm-Xtic*10 
2930 FOR J-Xmjn TO Xmax+Mm STEP Mm 
2940 MOVE J.Ymin 
2950 LDIR 90 
2260 LORG 8 
297 0 IF XS-'LIN" THEN Mm-J 
2580 IF XS-'LOG" THEN Mm-10-J 
2950 LABEL USING "MDE";Mm 
SHOO NEXT J 
3010 Mm-Ytjc-»10 
3020 FOR J-Ymin TO Ymax+Mm STEP Mm 
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J03D HOVE Xmin.J 
3040 LDIR 0 
3050 LORG 8 
3060 IF YS-"LIN" THEN Mn,-J 
3070 IF YS-'LOG" THEN Mm-10-J 
3080 LABEL USING "MDE";Mm 
3030 NEXT J 
3100 Titles:! :  
3110 CSIZE 5 
3120 MOVE (Xraax + Xn.in)/2,Bottom 
3130 LDIR 0 
3140 LORG A 
3150 LABEL XlabS 
3160 MOVE Left, (Ymax + Yniin)/2 
3170 LDIR 90 
3180 LORG 6 
3190 LABEL YlabS 
3200 MOVE (Xmax+Xinin)/2,Yn>ax 
3210 LDIR 0 
3220 LORG 1 
3230 LABEL Tits 
3240 MOVE <Xmax + X(Tun)/2,Ymax 
3250 LDIR 0 
3260 LORG 3 
3270 LABEL DevS 
3280 Plotpts:!  
3290 CLIP ON 
3300 LDIR 0 
3310 LINE TYPE 1 
3320 Plotflao-0 
3330 PENUP 
3340 FOR J-1 TO Npts 
3350 IF Plotflao-1 AND LineS-"LINE" THEN 
3360 DRAW Hon z (J), Vert i (J) 
3370 END IF 
3260 IF Plotflag-0 THEN 
3390 Plotflao-1 
3400 MOVE Horiz(J),Verti(J) 
3410 END IF 
342£ IF LineSOTINE* THEN 
3430 MOVE Horiz(J).VertjU) 
3440 CSIZE 2  „ 
3450 LDIR 0 
3460 LORG 5 
3470 LABEL LineS 
34S0 END IF 
3490 NEXT J 
3500 DEALLOCATE X(*),Y(«).Honz<*>.Vertat- > 
3510 SUBEND 
3520 ! 
35J:0 ! 
3540 SUB Extract 
3550 OPTION BASE 1 
3560 COM /Mnos_data/ PreambleS(200].HeaderSf63 
3570 COM /Mnos_data/ Waveform(20.512) 
3SS0 COM /Mnos_data/ Devicetype( 1 ) 
3590 COM /Mnos_data/ CommentsS[30 ] 
3600 COM /Points/ Vos(20).T<20).Npts * ■ ' ~ 
3610 ALLOCATE Plotpts(Sl2),Voltaoe(S12) 
3620 Uave-1 
100 
3630 
3&40 
7 (.50 
3660 
3670 
3680 
3690 
3700 
3710 
3720 
3730 
3740 
3750 
3760 
3770 
3780 
3790 
3800 
3810 
3820 
3830 
3840 
3850 
3860 
3870 
3880 
3890 
3900 
3910 
3920 
39:0 
390 
39ED 
35? 3 
**:S 
3'r"0 
3s: 0 
3S-f0 
40 00 
^0:0 
4020 
•a03(l 
40<iQ 
4fil.rj 
40/Q 
40::Q 
40 :fj 
4 K1 
*: 10 
41 
£1 
4'. 
4 • 
41 
Npts-0 
OFF KEY 
ON KEY 0 LABEL "LAST WAVEFORM".14 GOTO Decrease 
ON KEY 1 LABEL "NEXT WAVEFORM".14 GOTO Increase 
ON KEY 3 LAPEL "STORE". 14 GOSUB Keep 
ON KEY 9 LABEL "EXIT".14 GOTO Leave 
ON KEY 5 LABEL "SECTOR".14 GOTO Sector 
ON KNOB .1,15 GOSUB Nob 
N-POS(Preamble$,"YZERO") 
Offset-VAL(Preambles!N+6.N+16]) 
N-POSCPreambleS.-YMULT") 
Y_unit-VAL<PreambleS[N+6.N+l6}) 
GINIT 
GRAPHICS ON 
PRINT CHRSH2) 
Sector-0 
Graph: FOR 1-1 TO 128 
Vo1taoe(I*l28*Sector)-Waveform(Wave.1+l28«Sector)«Y_,unit+Offset 
Plotpts(I+128*Sector)-<Waveform<Wave.I+128*Sector)+4)fr12.5 
NEXT I 
GCLEAR 
MOVE 0.Plotpts(1-H28«Sector) 
FOR 1-2 TO 128 
Xplot-I 
Yplot-Plotpts(I+128*Sector) 
DRAW Xplot.Yplot 
NEXT I.... 
X-1 
Y-Plotpts(H128-»Sector) 
Old.x-1 
Oldy-Plotpts(1+128*Sector) 
GOSUB Cursor 
WHILE 1-1 
DISP "V0LTAGE-":Vo]tage(X+128-»Sector) 
ector 
END WHILE 
Cursor:   ! 
MOVE Oldx.0Jdy+1 
PEN -1 
DRAW 01dx.01dy+4 
Oldx-X 
Oldy-Y 
MOVE X.Y-H 
PEN I 
DRAW X.Y+4 
RETURN 
Nob:    ! 
Nobb-KNOBX 
IFNobb>0 THEN 
X-X+1 
'■ } ELSE 
:'J      X-X-1 
*'J  END IF ■-0  IF Xvl THEN X-1 
'•J IF  X>128 THEN X-128 
-
:
 0  Y-Plotpts(X+128*Sector) 
«•<■!  GOSUB Cursor 
a\'?>    RETURN 
Lc
.'
ri   Increase:  X-1 
^ J  Wave-Wave+1 
«^0  IF Wave>20 THEN Wave-20 
WAVEFORM »";Wave.' SECTOR 
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42?U  Sector-0 
4240 GOTO Graph 
4250 Decrease:  X-1 
4260  Wave-Wave-1 
4270  IF Wave'1 THEN Wave-1 
42S0 Sector-0 
^290 GOTO Graph 
4300 Keep:  Npts-Npts+1 
4310 Vas(Npts)-Voltage(X+128*Sector) 
4320 GRAPHICS OFF 
4330  INPUT 'TIME VALUE?*,T(Npts) 
4340 GRAPHICS ON 
4350 RETURN 
4360 Sector:   ! 
4370 Sector-(Sector+1) MOD 4 
4380  GOTO Graph 
4390 Leave:  DEALLOCATE PlotptsU) ,VoltageU) 
4400 SUBEND 
4410  ! 
4420  I 
4430 SUB Load_store 
4440 OPTION BASE 1 
4450 COM /Mnos_data/ PreambleS[200].HeaderSlG3 
4460 COM /Mhos_data/ Waveform!20.512) 
4470 COM /Mnos_data/ Devicetypet1) 
4480 COM /Mnos_data/ CommentsSI30] 
4490 COM /Points/ Vgs(20),T(20 ) .Npts 
4S00 ALLOCATE Filenames[20],MsusS[20],FiletypeS[10J 
4510 OFF KET 
4520 ON KEY 0 LABEL "CATALOG".14 GOSUfl Cataloa 
4530 ON KEY 5 LABEL "LOAD".14 GOSUB Load_data~ 
4540 ON KEY 6 LABEL "STORE",14 GOSUB Store.data 
4550 ON KEY 9 LABEL "EXIT".14 GOTO Leave 
4560 LOOP 
-J570 DISP   "PRESS  KEY" 
4SS0 END LOOP 
^590 Catalog:DISP "LEFT OR RIGHT HAND DRIVE": 
4600 INPUT Drives 
46!0 IF DriveS[1:1l-"L" THEN 
4620    CAT *:INTERNAL,4,1" 
<-•£•; 0  ELSE 
-640    CAT ": INTERNAL.4,0" 
4650 END IF 
4660 RETURN 
-670 Load_data:DISP "FILENAME": 
^660 INPUT Filenames' 
-6.-0 DISP "FILE TYPE (WAVEFORM OR CURVE)": 
4700 INPUT FiietypeS 
-7 10 DISP "LEFT OR RIGHT HAND DRIVE"; 
4720 INPUT Drives 
-7'JO IF DriveSI 1:1 )-"L" THEN 
-7^-0    MsusS-":INTERNAL.4.1" 
^60  ELSE 
-760    «susS-":INTERNAL.4.C" 
^770 END IF 
<-^::Q ASSICN -File TO Fi lename54r!sus£;F0RMAT OFF 
iT'-0 IF FiletypeSlI : 1 ]-"H" THEU 
-> '.'iC     Z.ilZR   i'Fi le;PreanibleS. Headers. Comments?-. Devi cetypei - ) .Wave* ornl- ) 
-■'.  '. 0   LL:.E 
-620     ENTER «Fj ]e;CoP)rnent.sS.Devicetype( ■» > . Vgc (-. ) . T (•♦) . Npts 
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4£?0  END   1" 
^S"0  ASSIGN  yFile  TO  •• 
48E-0  RETURN 
-4lBtO Store_data:DISP "FILENAME-; 
4870 INPUT Filenames 
4830 DISP "FILE TYPE (WAVEFORM OR CURVE)"; 
4890 INPUT FiletypeS 
4900 DISP "LEFT OR RIGHT HAND DRIVE": 
4910 INPUT Drives 
4920 IF DrlveSn;U-"L" THEN 
4930    MsusS-":INTERNAL,4.1" 
4940   ELSE 
4950    MsusS-":INTERNAL,4.0" 
4960 END IF 
4970 IF FiletypeSl1;1]-"W" THEN 
4980    CREATE BDAT Filename$aMsusS.32S 
4990    ASSIGN SFile TO FilenameS&MsusS:FORMAT OFF 
5000     OUTPUT eFile;PreambleS.Headers,CommentsS,Devicetype(*).Waveform!♦) 
S010    ASSIGN SFile TO * - » 
S020   ELSE 
5030    CREATE BDAT Fi]enameS&MsusS,2 
S040    ASSIGN GFile TO Fi lenan>e$6MsusS;FORMAT OFF 
5050     OUTPUT eFi]e:Con>mentsS,Devicfctype(«).Vgs<*),T<*),Npts 
5080    ASSIGN SFile TO * 
5070 END IF 
5080 RETURN • 
S090 Leave:DEALLOCATE Fi lenameS,MsusS.FiJetypeS 
5100 SUBEND 
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APPENDIX E 
ANALYTIC THEORY OF THE SWITCHING PROPERTIES 
OF MNOS MEMORY TRANSISTORS 
MNOS transistors are physically similar to MOS 
transistors except the MNOS transistor contains an addi- 
tional insulator, silicon-nitride, between the metal 
gate contact and the silicon-dioxide.  See Figure E.l. 
MNOS and MOS transistors also have identical 
electrical characteristics except one:  For the MOS 
transistor, the threshold voltage is 'FIXED' at a set 
value during fabrication and cannot be altered by nor- 
mal electrical means.  m contrast, the threshold 
voltage of a MNOS transistor is 'VARIABLE' and can be 
readily changed by changing the amount of charge trapped 
at the silicon-nitride/silicon-dioxide interface.  The 
MNOS drain current equation is, for the non-saturation 
region, |Vdsl<|Vgs - VtI. 
and for the saturation region, |V,-IHv_ -V |, 
' *d.-£<?>[£+ fe]<vv2 <E-2> L. XI      OX J 
\ 
• The four modes of operation, ERASE, WRITE, READ, 
and INHIBIT are shown in Figures 1.2 and 1.3.  The 
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amount of charge trapped, which is directly proportional 
to the threshold voltage, can be adjusted only by the 
application of a large potential (+25V) across the gate/ 
channel junction.  For a P-channel MNOS transistor, the 
write voltage (-25V) causes the low-conduction state 
corresponding to the logic 0 state, while the erase 
voltage (+25V) causes the high-conduction state corres- 
ponding to the logic 1 state.  The idealized switching 
characteristics of MNOSTs is plotted in Figure E.2. 
Using the terminology in Figure E.l, summation of 
potential gives 
V=d  E'+dE+«|)+(j). (E.3) g   ox ox   n n  Ys       Yms v  J
where d and d  are the thickness of the nitride and 
oxide layers, respectively.  Upon differentiation of 
(E.3) with a constant gate voltage, we have 
3E      d   3E 
n = _ ( ox)  ox     » (E 4) 
3t      dn   3t 
Also, the current continuity equation yields 
3E 3E 
z       -~-  + J  = e     -rr^ + J (E.5) 
ox  3t    ox   n 3t    n « 
Substitution of (E.5) into (E.4) gives 
3E_   C 3Q. 
e„ C  C 
where C = ^ and C = *ox^n 
n  d^     g  C 4C 
n     
&
   ox n 
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e and e  are the dielectric permittivity of the 
nitride and oxide layers, respectively.  Using the 
Taylor series to a first order approximation on the 
oxide current density yields the expression 
ln(Jox) - ln[jox(Eoxo)] + [(,ji- ln(Jox^) 
■(E  -E   )] T ox oxo'J J 
(E.7a) 
= J  (E  ) ox   ox oxo' 
or 
Jox - Jox<Eoxo>exP [fe ln(Jox>) 
t 1 
,(Eox"Eoxo) J =J  (E  ) 
- J ox  oxx oxo' 
(E.7b) 
The above expression shows the oxide current density's 
exponential dependence on the electric field across the 
oxide. 
Combining (E.6) and (E.7) gives 
0
 - ^T + kn + !r exp(Eox^OXO) (E.8) 
s        a 
having the solution 
E 
Eox<t>  - Ea  ln  ["<1+ icf)exP(-tkn/Ea)J + E oxo 
(E.9) 
where 
J     (E       ) 
„    _ oxv oxo' E_   -; 
t^?J E    =E OX'J   ox     oxo 
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is the switching field parameter dependent on E 
ox 
and dQX, 
v- 
rc E 1   n ox 
C         J „(E_.._) 
is the switching speed strongly dependent on E 
through Jox(EQX). and 
ox 
k
n  " IC E. n 
n ox 
is a constant dependent on the nitride insulator 
properties. 
Now continuity of displacements gives 
Q. = £  E  - e E xi   ox ox   n n (E.10) 
Combining (E.10) and (E.3), and solving for the voltage 
across the,oxide, obtaining 
V -<fc  -cb +Q./C 
d  E  = V 
ox ox   ox 
g_msjj3_i_n 
(1 +C 7c~5 v
   ox n' 
(E.ll) 
With the gate voltage constant, the change in the 
threshold voltage is defined as 
rQ,(t)-Q.(0)l 
(E.12) 
Equating (E.ll), (E.12), and (E.9) yields 
AV_ = 
£
°£ Efl   In   1 
Cg 
l-exp(-tk/E  )" 
1 + j    n    a 
n 
L          J     (E      )-J    J 
ox    oxo'     n 
(E.13) 
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for tk_/E << 1, we may expand the exponential function 
using McClauren Series as 
/-tk\       tk 
expl-g-Hj - 1 - (g-^) + .   . . (E.1A) 
^ a a 
Therefore,   the threshold change is 
£,w E \ T tk     J     (E )-J 
AVt (!oxA)  ln   U  + ^o^r>-\]       (E.15) V
       g    ' JL an J 
and for t t s 
/£      E \ rtk     J     (E    )-J 1 
g La n        J 
Differentiating  (E.16)  one obtains  the slope of the 
switching characteristics below 
dLVt eox Ea 
3 (In t)  = —£ (E-17) g 
For very large times, V reaches saturation (see 
Figure E.2) and (E.13) becomes 
AVt(sat) = (%^) In fJ°XjVo)j (E.18) 
or, in general, the threshold window (E.16) may be 
written as 
AVt =  C 
£
°
X
 [<Ea+)1°8("ET)+ (Ea")log(~^)] <E-19) 
s s 
where the superscripts + and - refer to a positive Vp 
and a negative VG, respectively. 
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ALUMINUM 
Si-N. 3 4 
SiO, 
»  * iii     ii     i   ~r «  ' '    '   I    i    I ' 
+ 
E n 
V 
J     e 
n     n 
ox 
>J/       V 
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n 
-Jf- 
ox 
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FIGUREE.l DOUBLE INSULATOR SYSTEM OF MNOS MEMORY TRANSISTOR 
'T1 
VTO 
VTI* 
LOCTP 
WHERE 
VT14   -   INITIAL VT BEtt»e 
APPUCATlr IONOF ,Vo 
VT1-   -   INITIAL Vy BErtJflE 
APPLICATION OF 
VT0   "  VT OF UNCHARGED 
MNOS TRANSISTOR 
Vp 
FIGURE  E.2 
IDEALIZED SWITCHING CHARACTERISTICS OF MTOS MEMDRY TRANSISTORS 
REFERENCES 
1. Brown, W. D. ,. "MNOS Technology-Will It Survive?" • 
Solid State Technology, July, 1979, pp. 77-83. 
2. Brunn, E., "The Influence of Nitride Thickness 
Variations on the Switching Speed of MNOS Memory 
Transistors," IEEE Trans. ED. vol. ED-25, No. 11, 
Nov., 1978, pp. 1328-1331. 
3. Chang, J. J., "Nonvolatile Semiconductor Memory De- 
vices," Proceedings of IEEE, vol. 64, no. 7, 
July 1976, pp. 1039-1059. 
4. Cricchi, J. R., Blaha, F. C., and Fitzpatrick, 
M. D., "The Drain-Source Protected MNOS Memory 
Device and Memory Endurance," Int. Electron Dev. 
Mtg., Washington, DC,- 1973, pp. 126-129. 
5. Digital Storage Oscilloscope, The, Tektronix, 1982. 
6. IEEE Standard Definitions, Symbols, and Characteri- 
zation of Metal-Nitride-Oxide Field-Effect Tran- 
sistors, IEEE Standard 581-1978. 
7.- Lampe, D-. R. , Fagan, J. L. , Kub, F. C. , White, 
M. H.,Barth, D. A., Shutt, T. J., Charlge-Coupled 
Device (CCD) Boram Memory Techniques (Nonvolatile), 
Research and Development Technical Report, ECOM, 
1974. 
8. Libsch, F. R., 1984 (to be published)." 
9. Lundstrom, K. I., and Svensson, C. M., "Properties 
of MNOS Structures," IEEE Trans. ED, vol. ED-19, 
No. 6-,   June 1972, pp. 826-836. 
10.  Sze, S., Physics of Semiconductor Devices, 2nd ed., 
Wiley, 1981. 
11. White, M. H., and Cricchi, J. R. , "Characterization 
of Thin-oxide MNOS Memory Transistors," IEEE Trans. 
ED., vol. ED-19, no. 12, Dec. 1972, pp. 1280-1288. 
12. White, M., H. , Dzimianski, J. W. , and Peckerar, 
M. C., "Endurance of Thin-oxide Nonvolatile  MNOS 
Memory Transistors," IEEE Trans. ED, vol. ED-24, 
no. 5, 1977, pp. 577-580. 
Ill 
13. Wiker, R. L. , Nondestructive Endurance Test Method- 
ology for Nonvolatile Semiconductor Memories, 
Research and Development Technical Report, ERADCOM, 
August, 1982. 
14. Wolfe, E. R., "Silicon Integrated Circuits," edited 
by Kahng, D., in Applied Solid State Science, 
Academic Press, 1981. 
112 
VITA 
Frank Libsch attended Lehigh University from 
September 1978 to June 1982 where he received a 
Bachelor of Science Degree in Electrical Engineering. 
As an undergraduate, he worked one summer for Southern 
New England Telephone Company and two summers for RCA 
as a circuit designer/solid state engineer. 
Presently, he is a full-time graduate student 
at Lehigh University in .Bethlehem, PA. 
His interests are in device modeling and circuit 
design. 
113 
